You need to use EasyEDA editor to create some projects before publishing
MikeDB
Drawing hollow rectangle on silk screen
posted by MikeDB , 5 years ago. replied by cjohnson , 5 years ago.
1945 9
Meini
I just dont get it, Z-diode not doing its job?
posted by Meini , 5 years ago. replied by andyfierman , 5 years ago.
882 4
duritskiy
1041 0
icecool2
Moving part from top to bottom layer
posted by icecool2 , 5 years ago. replied by icecool2 , 5 years ago.
2485 4
jcfor3ver
Pathing doesn't recognize connection
posted by jcfor3ver , 5 years ago. replied by andyfierman , 5 years ago.
810 2
jcfor3ver
Autoroute not working
posted by jcfor3ver , 5 years ago.
591 0
Impuls
Problems with exporting DXF format
posted by Impuls , 5 years ago. replied by Impuls , 5 years ago.
715 2
redsunwit
947 1
miggarc
Increase Footprint Manager and Library Manager preview window
posted by miggarc , 5 years ago. replied by mixkef , 5 years ago.
574 3
MR farby
[IN_NEED_OF_HELP]Converting a single schematic from project to PCB
posted by MR farby , 5 years ago. replied by MR farby , 5 years ago.
1731 2
olamide2006
Bottom Layer
posted by olamide2006 , 5 years ago. replied by andyfierman , 5 years ago.
412 3
miggarc
Penalization (or perhaps penalisation) current costs ?
posted by miggarc , 5 years ago. replied by UserSupport , 5 years ago.
1030 1
عبد الكريم محمد
SOLDERED TRACK
posted by عبد الكريم محمد , 5 years ago. replied by andyfierman , 5 years ago.
429 4
campo201904
Footprint ICL7135
posted by campo201904 , 5 years ago. replied by campo201904 , 5 years ago.
496 2
redsunwit
cannot get expe cted result
posted by redsunwit , 5 years ago. replied by andyfierman , 5 years ago.
850 7
miggarc
Forum Avatar doesn't change
posted by miggarc , 5 years ago.
736 0
koosjr
PCB ordered to be Matt Black but came with no colour
posted by koosjr , 6 years ago. replied by andyfierman , 5 years ago.
3184 25
ds380
Min. Edge Rails limitation
posted by ds380 , 6 years ago. replied by andyfierman , 5 years ago.
4613 4
danielweckert
Transistor doesn't switch in simulation
posted by danielweckert , 5 years ago. replied by andyfierman , 5 years ago.
1125 1
Fred
platted edge design
posted by Fred , 5 years ago. replied by MikeDB , 5 years ago.
1372 4
redsunwit
how to probe voltage in simulation
posted by redsunwit , 5 years ago. replied by andyfierman , 5 years ago.
1163 2
cc_CGB
Routing warning message
posted by cc_CGB , 5 years ago. replied by andyfierman , 5 years ago.
585 1
wellinkstijn
can you make a ttl transistor
posted by wellinkstijn , 5 years ago. replied by andyfierman , 5 years ago.
587 5
BdT141
Direct output to JLCPCB not applying $2 deal
posted by BdT141 , 6 years ago. replied by MikeDB , 5 years ago.
881 5
phamduyscb
dont create net name when connect two empty net
posted by phamduyscb , 5 years ago. replied by phamduyscb , 5 years ago.
517 2
aylashiv
How to do V-Cut for Round rectangular PCB?
posted by aylashiv , 5 years ago. replied by aylashiv , 5 years ago.
2304 6
goToTop
你现在访问的是EasyEDA海外版,建议访问速度更快的国内版 https://lceda.cn(需要重新注册)
如果需要转移工程请在个人中心 - 工程 - 工程高级设置 - 下载工程,下载后在https://lceda.cn/editor 打开保存即可。
联系我们:https://docs.lceda.cn/cn/FAQ/Contact-Us/index.html不再提醒
svg-battery svg-battery-wifi svg-books svg-more svg-paste svg-pencil svg-plant svg-ruler svg-share svg-user svg-logo-cn svg-double-arrow -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus- -mockplus-@1x -mockplus-

Cookie Notice

Our website uses essential cookies to help us ensure that it is working as expected, and uses optional analytics cookies to offer you a better browsing experience. To find out more, read our Cookie Notice