I am routing a board that had the power rails set to a width of 0.6mm. As I've added a QFN chip I had to reduce these to 0.4mm.
I did it here,

Note, the "Apply Design Rule while routing" is checked.
However, when I try to route a power trace it maintains the 0.6mm width.

How do I change this?
Mike.
Chrome
91.0.4472.164
Windows
7
EasyEDA
6.4.20.6